基于PowerPC P2020的嵌入式多核通信研究与实现
DOI:
CSTR:
作者:
作者单位:

中国电子科技集团公司第三十研究所

作者简介:

通讯作者:

中图分类号:

TP273

基金项目:


Research and implementation of embedded multi-core communication based on PowerPC P2020
Author:
Affiliation:

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    为满足现代嵌入式系统对高性能、实时性和可靠性的需求,多核处理器技术成为解决复杂任务处理的关键手段。基于PowerPC P2020双核处理器及vxWorks6.9实时操作系统,对多核通信的实现方法进行了研究,对AMP、SMP、BMP三种多核架构的特点进行了分析,设计了基于SMP模式的多核系统架构。研究重点包括多核启动流程、任务调度策略以及核间通信机制的设计与实现。经试验测试表明,通过合理的任务分配、负载均衡调度以及高效的IPI和共享内存通信机制,P2020双核处理器能够显著提升系统性能,满足实时性和稳定性的要求,为嵌入式多核系统的设计与优化提供了理论依据和实践参考。

    Abstract:

    In order to meet the high performance, real-time, and reliability requirements of modern embedded systems, multi-core processor technology has become a key means of solving complex task processing. Based on the PowerPC P2020 dual core processor and vxWorks6.9 real-time operating system, the implementation method of multi-core communication was studied. The characteristics of AMP, SMP, and BMP multi-core architectures were analyzed, and a multi-core system architecture based on SMP mode was designed. The research focuses on the design and implementation of multi-core startup processes, task scheduling strategies, and inter core communication mechanisms. Experimental tests have shown that through reasonable task allocation, load balancing scheduling, and efficient IPI and shared memory communication mechanisms, the P2020 dual core processor can significantly improve system performance, meet real-time and stability requirements, and provide theoretical basis and practical reference for the design and optimization of embedded multi-core systems.

    参考文献
    相似文献
    引证文献
引用本文

杨小兵,吴德松.基于PowerPC P2020的嵌入式多核通信研究与实现计算机测量与控制[J].,2025,33(7):280-286.

复制
相关视频

分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2025-02-28
  • 最后修改日期:2025-03-28
  • 录用日期:2025-03-31
  • 在线发布日期: 2025-07-16
  • 出版日期:
文章二维码